MAHARASHTF (Autonomous)

(ISO/IEC - 2700



Subject Code: 22426

WINTER - 19EXAMINATION

Subject Name: Microcontroller & Application Model Answer

Important Instructions to examiners:

- 1) The answers should be examined by key words and not as word-to-word as given in themodel answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may tryto assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q.	Sub	Answer N							
No.	Q. N.		Scheme						
Q.1		Attempt any FIVE of the following:	10M						
	a)	Compare address bus and data bus used in 8051.	2M						
	Ans:	Sr. No. Address Bus Data Bus	1M each						
		1 A bus that is used to specify a physical address in memory among components	(Any 2 points)						
		2 Unidirectional Bidirectional							
		3 Helps to transfer memory address of data and I/O Helps to send and receive data							
		416 bit address bus in 80518 bit data bus in 8051							
	b)	Calculate the number of address lines required to access 16 kB ROM.	2M						
	Ans:	14 address lines required to access 16 KB of ROM as $2^{14} = 16$ KB	2M						
	c)	State features of ADC 0808.	2M						
	Ans:	 Easy to interface with all Microprocessors or works Stand alone. Eight channel 8-bit ADC module. Can measure up to 8 Analog values. On chip Clock not available, external Oscillator is needed (Clock). Digital output various from 0 to 255, operating power is 15mW, conversion time 100us 							
	d)	List specifications of 8051 microcontroller.							
	Ans:	1) 8- bit data bus and 8- bit ALU.	1M each						
		2) 16- bit address bus – can access maximum 64KB of RAM and ROM.	(Any 2						
		3) On- chip RAM -128 bytes (Data Memory)	points)						
		4) On- chip ROM – 4 KB (Program Memory)							



C - 2700 :tified)



	5) Fo	5) Four 8-bit bi- directional input/output ports Four 8-bit bi- directional input/ output								
	6) Pro	ogramn	able serial ports i.e. One UART	(serial port)						
	7) Tw	vo 16-1	bit timers. Timer $0\&$ Timer 1	(senar port)						
	8) W	orks on	crystal frequency of 11 0592 M	Hz						
	0) U	 8) Works on crystal frequency of 11.0592 MHZ (a) Here are no distance of the main and the model in the main and the model in the model								
	9) Па 10) Six	is powe v interr	a down and idle mode in incroce	ontroller when no operation is perfor	meu.					
 e)	List anv t	ist any two instructions which makes accumulator zero individually.								
- /	J									
Ans:	MOV A,#	00H			1M each					
	CLR A									
f)	Compare	data n	nemory and program memory.		2M					
Ans:	S	Sr.No.	Program Memory	Data Memory	1M each					
		1	It is used for storing the hexadecimal codes of the program to be executed i.e. instructions.	It is used for storing temporary variable data and intermediate results.						
		2	Program Memory of 8051 is 4kB	Data Memory of 8051 is 128 bytes						
g)	List SFR	in 805 1	l. (any four)		2M					
Ans:	 AC DF PC State PS Po See Tin Po 	CC and PTR : [] C : Prog ack point W : Pro ort Latel rial dat mer Re ower con	B registers – 8 bit each DPH:DPL] – 16 bit combined ram Counter – 16 bits nter SP – 8 bit ogram Status Word nes a buffer, serial control gisters (TCON,TMOD,TL0/1,TH ntrol	H0/1)	¹ / ₂ M each					
	• Int	terrupt	Enable, Interrupt Priority							

Q.2		Attempt any THREE of the following:								
	a) Compare any three derivatives of 8051 microcontroller on the basis of RAM,ROM,Timer and Interrupts.									
	Ans:	Features	8051	8052	89c52	8031	8751	89v51 RD2	1M each (Any	
		RAM	128	256	256	128	128	1k	4	
		ROM	4K (mask	8K (EPROM)	8K (Flash)	0	4K (UV- EPROM)	64KB (FLASH)	Points)	

(Autonomous)

(ISO/IEC - 2700



		ROM)						
	TIMER	2	3	3	2	2	3	
	INTERRUPTS	6	8	8	6	6	8	
b)	Draw and explain th	e interfaci	ing of DAC	to 8051.	11			4 M
Ans:	Diagram:		+5V VCC R Vref (+) OUT Vref (-) E COMP GND	+5V 5k	5k	 0.1uF	TO SCOPE Vout = 0 to $10V$	2M
	 Microcontroller generates output which is in digital form but many controlling system requires analog signal as they don't accept digital data thus making it necessary to use DAC which converts digital data into equivalent analog voltage. In the figure shown, we use 8-bit DAC 0808. This IC converts 8 bit digital data into equivalent analog current. Hence we require an I to V converter to convert this current is the set of the set. 						2M Expla natio	
c)	Describe 8051 micro	controller	as boolear	processo	or.			4M
Ans:	 Describe 8051 microcontroller as boolean processor. 8051 processor is a CPU that can perform some operation on a data and gives the output. The 8051 processor contains a complete Boolean processor for single-bit operations. The internal RAM contains 128 addressable bits, and the SFR space supports up to 128 other addressable bits. All port lines are bit-addressable, and each can be treated as a separate single-bit port. The instructions that access these bits are not only conditional branches but also a complete set of move, set, clear, complement, OR, and AND instructions. The 8051 instruction set is optimized for the one bit operations. The Boolean processor provides direct support for bit manipulation and testing of individual bit allows the use of single bit variable to perform logical operations therefore 8051 can be used to solve Boolean expression. Bits may be set or cleared in a single instruction. Eg: CLR C means clear the carry bit SETB 20h means set the memory bit with bit address 20h 						4M	
d)	Explain function of	following j	pins of 805	1				
	(i) Pin 31 (ii) Pin 29 (iii) Pin 21-28							4M
Ans:	i) Pin 31-EA : It is	and active	low I/P to 8	8051 micro	ocontrolle	er. When (E	$(\mathbf{A}) = 0$, then	1M- E
	8051 microcontro	ller access	from extern	nal progra	m memor	y (ROM) o	only. When $(\mathbf{EA}) = 1$,	



BOARD OF TECHNICAL EDUCATION



		 then it access internal and external program memories (ROMS). ii) Pin 29- PSEN : This is an output pin. PSEN stands for "program store enable." It is active low O/P signal. It is used to enable external program memory (ROM). When [PSEN(bar)]= 0, then external program memory becomes enabled and micro controller read content of external memory location. Therefore it is connected to (OE) of external ROM. iii) Pin 21-28: A₈ - A₁₅ : These pins are known as Port 2. It serves as I/O port. Each pin is bidirectional Input /Output with internal pull – up resistors. Besides the Input /Output, when external memory is interfaced, PORT 2 pins act as the higher-order address bus. (A8-A15) 	1M- PSEN 2M-Pin 21-28 1M Port 2 & 1M A8 - A15				
Q.3		Attempt any THREE of the following:					
	a)	Develop Assembly Language program (ALP) to find the largest number in a block of 10 numbers stored at location 40H onwards in internal RAM.	4 M				
	Ans:	(NOTE: Marks to be given for any other correct logic used by students.)ORG 0000HMOV R1, #0AH; Initialize Byte CounterMOV R0, #40H; Initialize source pointer R0 to 40HDEC R1; decrement counter by oneMOV 60H, @R0; Read First ByteUP: INC R0; Increment the contents of R0MOV A, @R0; Read second numberCJNE A, 60H, DN; compare the first two numbers, if not equal go to DNAJMP LARGE; else go to LARGEDN: JC LARGE; check carryMOV 60H, A; Store largest number to 60HLARGE: DJNZ R1, UP; decrement the counter by one, if count $\neq 0$, then go to UPENDinitialize the counterMOV R0, #40H; initialize the counterMOV A, @R0; load number in accumulatorMOV A, @R0; load number in accumulatorMOV A, @R0; increment the memory pointerDEC R1; compare the first two numbers, if not equal go to DOWNAJMP NEXT; else go to NEXTDOWN: JC NEXT; if number in A is greater then go to NEXTDOWN: JC NEXT; is else go to NEXTDOWN: JC NEXT; decrement the counter by one, if count $\neq 0$, then go to UPINC R0; increment the memory pointerMOV A, B; store result at memory location 50H(Assume any location)HERE:; store result at memory location 50H(Assume any location)	4M for correc t progr am				



DEGREE & DIPLOMA

ENGINEERING





				DIF						
	EA	IE.7	It disables all interrupts. When EA = 0 no interrupt will be acknowledged and EA = 1 enables the interrupt individually.	bit						
	-	IE.6	Reserved for future use.							
	-	IE.5	Reserved for future use.							
	ES	IE.4	Enables/disables serial port interrupt.							
	ET1 IE.3 Enables/disables timer1 overflow interrupt.									
	EX1	IE.2	Enables/disables external interrupt1.							
	ET0	IE.1	Enables/disables timer0 overflow interrupt.							
	EX0	IE.0	Enables/disables external interrupt0.							
	Explain f	followin	g instructions of 8051.							
d)	(i)	ADDO		4M						
	(ii)	L CAI	LL							
Ans:	(i)	ADDC the acc	C: The ADDC instruction adds a byte value and the value of the carry flag to cumulator. The results of the addition are stored back in the accumulator.	2M each						
	Several of the flag registers are affected.									
	ADDC Function: Add with Carry									
	Function: Add with Carry Sumtave ADDC A gauges buts									
	Syntax: ADDC A, source byte									
	Flags affected: OV,AC,CY									
	Description: ADDC simultaneously adds the byte variable indicated, the carry flag and the									
	Accumulator contents, leaving the result in the Accumulator ($A = A + byte + CY$). The carry and									
	auxiliary-carry or bit flags are set, respectively. If CY = 1 prior to this instruction, CY is also									
	added to A.									
	Addressing modes supported for ADDC instruction :									
	• Immediate: ADDC A,#data									
	• Register: ADDC A. Rn									
	• R	nmediate egister: A	ADDC A,#data							
	• R	nmediate egister: A	e: ADDC A,#data ADDC A, Rn DDC A, address							
	• R • D	nmediate egister: A irect: A	e: ADDC A,#data ADDC A, Rn DDC A, address adjrect: ADDC A. @Rj							
	• R • D • R	nmediate egister: A irect: A egister In LCAI	e: ADDC A,#data ADDC A, Rn DDC A, address ndirect: ADDC A, @Ri L							
	• R • D • R (ii) Function:	nmediate egister: A irect: A egister In LCAL : Long ca	e: ADDC A,#data ADDC A, Rn DDC A, address ndirect: ADDC A, @Ri L all, Transfers control to a subroutine							
	 R D R (ii) Function: Svntax: L 	nmediate egister: A irect: A egister Ii LCAL : Long ca CALL 1	e: ADDC A,#data ADDC A, Rn DDC A, address ndirect: ADDC A, @Ri L all, Transfers control to a subroutine 6 bit addr							
	 R D R (ii) Function: Syntax: L Flags affed 	nmediate egister: A irect: A egister In LCAL LOng ca LCALL 1 ected : N	e: ADDC A,#data ADDC A, Rn DDC A, address ndirect: ADDC A, @Ri L all, Transfers control to a subroutine 6 bit addr							
	 R D R (ii) Function: Syntax: L Flags affe No. of by 	nmediate egister: A egister Ii LCAL : Long ca LCALL 1 ected : N rtes used	 ADDC A, #data ADDC A, Rn DDC A, address ndirect: ADDC A, @Ri L all, Transfers control to a subroutine 16 bit addr ione : 3 byte(1 byte is opcode and other two bytes are the 16 bit address of the 							
	 R D R (ii) Function: Syntax: L Flags affe No. of by target sub 	nmediate egister: A irect: A egister Ii LCAL : Long ca CALL 1 ected : N vtes used proutine)	 ADDC A, #data ADDC A, Rn DDC A, address ndirect: ADDC A, @Ri L all, Transfers control to a subroutine 16 bit addr ione : 3 byte(1 byte is opcode and other two bytes are the 16 bit address of the 							
	 R D R (ii) Function: Syntax: L Flags affe No. of by target sub Description 	nmediate egister: A irect: A egister Ii LCAL : Long ca CALL 1 ected : N tes used proutine) ion: Thi	 ADDC A, #data ADDC A, Rn DDC A, address ndirect: ADDC A, @Ri L all, Transfers control to a subroutine 16 bit addr ione : 3 byte(1 byte is opcode and other two bytes are the 16 bit address of the s instruction is used to transfers control to a subroutine To reach the target 							
	 R D R (ii) Function: Syntax: L Flags affe No. of by target sub Descripti address in calling a 	nmediate egister: A irect: A egister In LCAL : Long ca CALL 1 ected : N tes used proutine) ion: Thi n the 64 subrouti	 ADDC A, #data ADDC A, Rn DDC A, address ndirect: ADDC A, @Ri L all, Transfers control to a subroutine 16 bit addr ione : 3 byte(1 byte is opcode and other two bytes are the 16 bit address of the s instruction is used to transfers control to a subroutine To reach the target Kbytes maximum ROM space of the 8051, LCALL instruction is used. For ne, the PC register (which has the address of the instruction after the LCALL) 							



MAHARASHTI (Autonomous) BOARD OF TECHNICAL EDUCATION



	Attempt a	ttempt any THREE of the following : 12 Ma						12 Marks	
a)	Draw the format of TCON register of 8051 and describe the function of each bit of it.								
Ans:	TCON: TIMER/COUNTER CONTROL REGISTER.BIT ADDRESSABLE								2M
	TF1	TR1	TFO	TRO	IE1	IT1	IEO	ITO	forma
			110		1121	111		110	t
	 TF1 TCON. 7 Timer 1 overflows flag. Set by hardware when the Timer/Counter 1 Overflows. Cleared by hardware as processor vectors to the interrupt Service routine. TR1 TCON. 6 Timer 1 run control bit. Set/cleared by software to turn Timer/Counter1 ON/OFF. TF0 TCON. 5 Timer 0 overflow flag. Set by hardware when the Timer/Counter 0 Overflows. Cleared by hardware as processor vectors to the service routine. TR0 TCON. 4 Timer 0 run control bit. Set/cleared by software to turn Timer/Counter 0 ON/OFF. IE1 TCON. 3 External Interrupt 1 edge flag. Set by hardware when External Interrupt edge is detected. Cleared by hardware when interrupt is processed. IT1 TCON. 2 Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt. 							2M Functi on of each bit	
b)	ITO TCON. 0 Interrupt 0 type control bit. Set/cleared by software to Specify falling edge/low level triggered External Interrupt Describe serial communication in 8051. Explain the use of SCON register.							4 M	
Ans:	8051 micr	o controller o	communica	te with and	ther periph	eral device	through RX	D and TXD pin	2M
	of port3.co	ontroller have	e four mode	e of serial c	ommunica	tion.			mode
	1. Serial I	Data Mode-0) (Baud Ra	te Fixed)	t ragistar a	nd tha data t	ronomission	works	descri
	In this mode, the serial port works like a shift register and the data transmission works synchronously with a clock frequency of fosc /12. Serial data is received and transmitted through RXD. 8 bits are transmitted/ received at a time. Pin TXD outputs the shift clock pulses of frequency fosc /12, which is connected to the external circuitry for synchronization. The shift frequency or band rate is always 1/12 of the oscillator frequency.								ption in short
	2. Serial I	Data Mode-1	l (standard	l UART m	ode)(baud	rate is vari	iable)		(72 mark
	In mode-1, the serial port functions as a standard Universal Asynchronous Receiver Transmitter (UART) mode. 10 bits are transmitted through TXD or received through RXD. The 10 bits consist of one start bit (which is usually '0'), 8 data bits (LSB is sent first/received first), and a stop bit (which is usually '1'). Once received, the stop bit goes into RB8 in the special function								for each mode)
	3. Serial I	Data Mode-2	2 Multipro	cessor (bau	id rate is f	ixed)			2M
	In this mode 11 bits are transmitted through TXD or received through RXD. The various bits are as follows: a start bit (usually '0'), 8 data bits (LSB first), a programmable 9 th (TB8 or RB8)bit and a stop bit (usually '1'). While transmitting, the 9 th data bit (TB8 in SCON) can be assigned the value '0' or '1'. For example, if the information of parity is to be transmitted, the parity bit (P) in PSW could be moved into TB8.On reception of the data, the 9 th bit goes into RB8 in 'SCON'.							forma t with functi	

(Autonomous)

(ISO/IEC - 2700



	while the	stop bit is ig	nored. The	baud rate is	programm	able to eith	er 1/32 or	1/64 of the		
	oscillator	frequency.								
	f baud =	(2 SMOD /6	64) fosc							
	4. Serial	Data Mode-	3 - Multi p	orocessor mo	ode(Varia VD or roo	ble baud ra	ite) Th DVD 7	The vertices h	ita ara	
	a start bit	(usually '0')	8 data bits	(LSB first)	a program	mable 9 th	bit and a s	top bit (usua	olls are:	
	Mode-3 is	s same as mo	ode-2, exce	ot the fact th	at the baud	rate in mod	le-3 is vai	riable (i.e., ju	ist as in	
	mode-1).		· · ·	-						
	\mathbf{f} baud = (2^{2})	^{SMOD} /32) * (fosc/ 12 (25	6-TH1))						
	SM0	SM1	SM2	REN	TB8	RB8	TI	RI		
	SM0 SCC	DN.7 Serial p	oort mode s	pecifier						
	SM1 SCC	DN.6 Serial p	oort mode s	pecifier.						
	SM0 SM1	1								
	0 0 Serial	Mode 0								
	0 1 Serial Mode 1, 8-bit data, 1 stop bit, 1 start bit									
	1 0 Serial Mode 2									
	1 1 Serial	Mode 3								
	SM2 SCC	ON.5 Used fo	or multiproc	cessor comm	unication					
	REN SCO)N.4 Set/ cle	eared by sof	tware to ena	ble/ disabl	e reception.				
	TBS SCON 3 – the 9th bit that will be transmitted in mode $2/3$ set/clear by software									
	RB8 SCON.2– in mode 2/3 it is the 9th bit that was received									
	TI SCON 1 Transmit interrupt flag. Set by hardware at the beginning of the									
	stop Bit in	n mode 1		7			8			
	RISCON	0 Receive i	nterrupt flag	o. Set hv har	dware half	way throug	h the			
	ston bit ti	me in mode	1	5. Det by har	aware nan	way inoug	ii uie			
	Dream int		$\frac{1}{16 \times 21} CT$		and state	he for ation	f EN -	nd DC of L		N/T
	Draw mu	erracing or	10 × 2 LCL) with 6051	anu state		II OI EIN A		U 4.	IVI
::	Diagram	•							2	Μ
									f(or Kar
										nag n
									11	L
									2	Me
										uvia Is fo
	l			OUR CE	NTERS :				P) Age





	Figure 1 Figure 1	on of two pins(1Mar k each pin functi on)
d)	Explain the use of following assembler directives. (i) EQU (ii) ORG	4M
Ans:	 (i) EQU: Equate It is used to define constant without occupying a memory location. Syntax: Label EQU Numeric value By means of this directive, a numeric value is replaced by a symbol. For e.g. MAXIMUM EQU 99 After this directive every appearance of the label MAXIMUM in the program, the assembler will interpret as number 99 (MAXIMUM=99). (ii) ORG:-ORG stands for Origin Syntax: ORG Address The ORG directive is used to indicate the beginning of the address. The <i>origin directive</i> tells the assembler where to load instructions and data into memory. It changes the program counter to the value specified by the expression in the operand field. The number thatcomes after ORG can be either in hex or in decimal. If the number is notfollowed by H, it is decimal and the assembler will convert it to hex. 	2 Marks for each directi ve
e)	State the alternate pin functions of port 3 of 8051.	4 M

(Autonomous)

(ISO/IEC - 2700



	Ans:					4			
			Pin	Name	Alternate Function	Marks for 8			
		F	° 3.0	RXD	Serial input line	pins (
		F	23.1	TXD	Serial output line	mark			
		F	23.2	INTO	External interrupt 0	for each			
		F	93.3	INT1	External interrupt 1	pin functi			
		F	P3.4	TO	Timer0 external input	on)			
		F	93.5	T1	Timer1 external input				
		F	P 3.6	WR	External data memory write strobe				
		F	23.7	RD	External data memory read strobe				
0.5		Attempt any TWO) of the foll	owing		12			
X						Total			
	(a)	Explain with sketc	h the inter	facing of 4 ×4 matrix keyr	ad with 8051 microcontroller.	Marks 6M			
	(u)	Explain with sketch the interfacing of 4 ×4 matrix keypad with 6051 incrocontroller.							
			Port 1 D0 D1 D2 D3		Port 2	-3M			
		Interfacing keypad Fig. shows how to i are connected to an To detect a pressed latch, and then it rea	d nterface the output port key, the mi ads the colu	e 4 X 4 matrix keypad to two and the columns are connection icrocontroller grounds all r umns. If the data read from t	wo ports in microcontroller . The rows acted to an input port. rows by providing 0 to the output the columns is D3-D0=1111, no key	Expla nation – 3M			
		has been pressed an	d the proce	ss continues until a key pre-	ss is detected. However, if one of the				





	olumn bits has a zero, this means that a key press has occurred. For example, if D3-D0=1101, his means that a key in the D1 column has been pressed. After a key press is detected, the microcontroller will go through the process of identifying the ey. Starting with the top row, the microcontroller grounds it by providing a low to row D0 nly; then it reads the columns. If the data read is all 1s, no key in that row is activated and the process is moved to the next row. It grounds the next row, reads the columns, and checks for any zero. This process continues until he row is identified. After identification of the row in which the key has been pressed, the next ask is to find out which column the pressed key belongs to.	
(b)	Oifferentiate between (i) Harvard and Von-neuman architecture (ii) Microprocessor and Microcontroller	6M
Ans:	 i) Harvard Architecture and Von-neuman architecture Sr.No Von Neumann architecture Harvard architecture 1 CPU Data Program and data Memory Address Address 2 The Van Neumann architecture uses single memory for their instructions and data. Pacuires single bus for instructions and data 	von Nuem ann Harva rd 3 M (any three points)
	3 Instructions and data have to be fetched in sequential order limiting the operation simultaneously as there is separate bases for 3 Instructions and data have to be fetched in sequential order limiting the operation simultaneously as there is separate bases for	
	bandwidth. instruction and data which increasing operation bandwidth. 6 Program segments & memory blocks for data & vectors & pointers, variables program segments & memory blocks for data & stacks have different addresses in the program.	
	ii) Microprocessor and Microcontroller	Micro proces





	Sr. No	Parameter	Microprocessor	Microcontroller	sor , Micro
	1.	No. of instructions used	Many instructions to read/ write data to/ from external memory.	Few instruction to read/ write data to/ from external memory	contro ller – 3M
	2.	Memory	Do not have inbuilt RAM or ROM.	Inbuilt RAM /or ROM	(any three
	3.	Registers	Microprocessor contains general purpose registers, Stack pointer register, Program counter register	Microcontroller contains general purpose registers, Stack pointer register, Program counter register additional to that it contains Special Function Registers (SFRs) for Timer, Interrupt and serial communication etc.)
	4.	Timer	Do not have inbuilt Timer.	Inbuilt Timer	
	5.	I/O ports	I/O ports are not available requires extra device like 8155 or 8255.	I/O ports are available	
	6.	Serial port	Do not have inbuilt serial port, requires extra devices like 8250 or 8251.	Inbuilt serial port	
	7.	Multifunction pins	Less Multifunction pins on IC.	Many multifunction pins on the IC	
	8.	Boolean Operation	Boolean operation is not possible directly.	Boolean Operation i.e. operation on individual bit is possible directly	
	9.	Applications	General purpose, Computers and Personal Uses.	Single purpose(dedicated application), Automobile companies, embedded systems, remote control devices.	
(c)	Devel P2.3 (op an ALP to genera Assume X _{tal} freq ⁿ =12	te square wave of 3 KHz using MHz)	g 8051 microcontroller on port pin	6M
Ans	: Crysta $I/P \ clo T_{in} = For 3 F_{out} = So T_{C} N = 7 65535$	al frequency= 12 MHz $bck = (12*10^{6})/12=$ 1µ sec 3 KHz square wave 3 KHz T _{out} = 1/ (3X 1 $b_{N} = T_{OFF} = 333/2 = 16$ $f_{ON} / T_{in} = 166.5$ µ sec 5 - 167+1 = (65369) ₁₀	z 1 MHz 0^{3}) = 0.3msec =333 µ sec 6.5 µ sec /1 µ sec = 166.5 167 = (FB71)_{16}		Count calcul ation – 2M, Corre ct progr am –
	Progra MOV	am:- TMOD, # 01H ; Set ti	imer 0 in Mode 1, i.e., 16 bit tin	ner	4M





		L2: MOV TL0, # 71 H ; Load TL register with LSB of count MOV TH0, # 0FB H ; load TH register with MSB of count SETB TR0 ; start timer 0 L1: JNB TF0, L1 ; poll till timer roll over CLR TR0 ; stop timer 0 CPL P2.3 ; complement port 2.3 line to get high or low CLR TF0 ; clear timer flag 0 SJMP L2 ; re-load timer with count as mode 1 is not auto reload								
Q.6		Attempt any TWO of the following:								
	(a)	Draw interfacing of stepper motor with 8051 and write an ALP to rotate it in clockwise direction.								
	Ans:	Diagram	: Winding A 1 1 0 0	Winding B 0 1 0 0	Winding C 0 1	Winding D 0 1	er blatter	3	BM	
								P a	rogr m-	

OUR CENTERS : KALYAN | DOMBIVLI | THANE | NERUL | DADAR Contact - 9136008228



				3M					
		MOV A,#66H	;load step sequence						
	BACK:	MOV P1,A	; issue sequence to motor						
		ACALL DELAY	;rotate right clockwise						
		SJMP BACK	;keep going						
	DELAV								
	DEDAT	MOV R2, #100							
	H1:	MOV R3, #255							
	H2:	DJNZ R3, H2							
		DJNZ R2,H1							
		KE1							
	(Other programs with similar logic can be given marks)								
(b)	Descri	e with sketches the pr	ocedure to troubleshoot the traffic light controller.	6M					
(~)		······································		0112					
Ans:	Considerations of Traffic Signal								
	1)	Traffic light may have s	ensors integrated to provide real time traffic information	other					
	2) Based on the traffic information provided by the sensor, the duration of the green/Red								
	LED light for each direction may vary so that the traffic for both the directions are								
	roughly balanced. Time left for the green light should be displayed								
	3) When the traffic light for one signal is green, then the traffic for the other directions								
	 should be red (with duration displayed in red) 4) The red light will be switched to vellow when the timer value is 5 sec before switching 								
	,	to red.		proce					
		<u> </u>		dure					
				may					
				be					
				given					
				marks					
	5)	Violations happen when	n user expectancy is not met. A user like pedestrian does not						
	,	expect to stand for more	e than a minute or two at a signal, when this user expectancy is						
		not met, the pedestrian t	tries to venture out and violate the signal						
	6)	The smooth movement	of conflicting vehicles is determined by the availability of gaps						
	0)	in traffic. This is true fo	r both pedestrians and vehicular traffic Understanding of gaps is						
		important for justifying	the type of traffic control device including a traffic signal						
	Pointe	to consider for determi	ining signal timings						
	1	The signal operational -	ning signal tinings						
	1)	hasis to maximize the al	bility of the traffic control signal to satisfy current traffic						
		demands	sinty of the traine control signal to sutisfy current traine						







MAHARASHTI

(ISO/IEC - 2700

(Autonomous)









